Abstract
DESIGN OF COSTAS CARRIER RECOVERY LOOP
Carrier recovery is the process of extracting a coherent reference carrier from the received modulated carrier signal. To correctly demodulate the data, a phase & frequency coherent carrier is to be recovered and compared with the received signal in a product detector/ Multiplier. To determine the absolute phase of the received signal it is necessary to reproduce a carrier at the receiver that is in phase & frequency coherence with the transmit reference oscillator. In the case of High data rate BPSK/QPSK modulated signal the carrier cannot simply be tracked with a standard Phase-lock loops (PLL) at the receiver, but a more sophisticated method of carrier recovery is required. Phase-lock loops (PLLs) have been one of the basic building blocks in modern communication systems.
There are many kinds of Phase Lock Loops: the Costas Loop or Quadrature loop, which is named by J. P. Costas, a pioneer in synchronous communications, is a very good choice for the high data rate digital demodulator design. The implementation is very powerful and useful in many situations. Further we can precisely determine and correct the Doppler variations. The Costas or the quadrature loop involves two parallel tracking loops operating simultaneously from the same NCO (Ref fig.5 ). One loop called the in-phase loop uses the NCO directly for tracking .The other loop uses 90 degrees shifted NCO .The mixer outputs are multiplied, filtered with FIR and used to control the NCO frequency and phase control word. The low pass filters (FIR) in each arm must be wide enough to pass the carrier modulation without distortion. The in-phase mixer generates the cosine terms. The quadrature mixer generates the sine terms.
The multiplier output I(t) . Q(t) = A2.m2 (t) . sinΨe . cosΨe = A2/2 . 2.sinΨe(t).
Where Ψe is the phase error
The double frequency terms are eliminated by the Low pass filters following the common multiplication between two parallel tracking loops. An error signal is generated by this multiplication. The error signal is filtered by a Loop filter, whose output is the control word which controls the frequency and phase of NCO. The Costas loop thus tracks the phase variations with NCO without interference from the carrier modulation.
The limiter cross over arms in extended COSTAS loop design is used for controlling the amplitude variations and regulates the CNR within the loop. At high SNR the limiter out put will have sign that is identical to the present data bit polarity. The Low pass filters outputs can be passed through threshold detectors and can be used directly for next stage development Bit synchronization module. The output of the NCO contains a phase ambiguity of /4 rad, it can be overcome by differential encoding of the data at the transmitter and differential decoding after demodulation at the receiver.
The loop filter bandwidth and the arm filter (FIR) bandwidths are the critical tasks to be addressed for designing the demodulator to cater to multi-mission data reception application.
The fundamental expression that relates the mean squared phase jitter in the phase lock loop to the SNR in the loop is It is seen from the above relation that if the input pre-filter band width is too wide relative to the bit duration 1/T b , h1 and h2 will increase, while if it is too narrow, α decreases and both of these increase the squaring loss. QPSK requires much higher S/N ratio in the XPLL than that required for BPSK for a given bit error rate performance.
The analysis substantiated with the practical results indicate that the double sided loop band width of 200 KHz for the Costas PLL is adequate for QPSK operation up to the Symbol rates of about 21.2257 MBPS. For lower data rates (< 10 MBPS) the loop bandwidth has to be narrowed for better SNR. The Pre-filter band width has to be designed as equivalent to 55% of the highest baud rate expected.
The Digital implementation of the basic Costas loop for High data rate BPSK/ QPSK demodulator is proposed to be carried out on a Single Virtex-5 FPGA. Xilinx ISE is Programmable Logic Development software. The compilation of the design is dramatically faster than other PLD development tools, allowing us to quickly implement changes and list the results in order to meet the specifications. As the design cycle is accelerated one can quickly go through many design iterations. An average high-density design of up to 100,000 gates can be compiled in less than 30 minutes thus giving more time to make analysis for perfect design. Xilinx ISE design environment offers unmatched flexibility and performance. This software allows for seamless integration with industry standard design entry, synthesis and verification tools. MATLAB simulation checks are utilized for proper analysis of the design.
Apart from the general advantages with digital systems, a digital version of the phase-lock loop solves some of the problems associated with its analogue counterpart; namely sensitivity to DC drifts and component saturation, difficulties encountered in building higher order loops and need for initial calibration and periodic adjustments. In addition, with the ability to perform elaborate real-time processing on the signal samples, the Digital PLL (DPLL) can be made more flexible and versatile using FPGA. A carrier recovery system is a PLL circuit used to estimate and compensate for frequency and phase differences between a received signal and the receiver's local oscillator for the purpose of coherent demodulation. The loop should acquire and track the changes in carrier frequency (or phase) due to Doppler variation.
The Digital Costas loop (DCL) has four basic components: a phase detector, numerically controlled oscillator (NCO), digital low pass FIR and a loop filter, required interface between loop filter output and NCO input. A high order (FIR) Low pass filter and 2 nd order loop filter are adequate to track the data and Doppler shift variations with good performance.
Mathematical Description for QPSK Costas Loop
The input to the Costas loop is the waveform written as
Where n(t) is a white band pass noise.
The in-phase mixer generates
While the quadrature mixer generates
Where the mixer noise n mc (t) and n ms (t) are low pass demodulated noise processes in the carrier noise n (t). The higher frequency components are removed by FIR low pass filter. The output of the multiplier is then
Where n sq (t) represents all the signal and noise cross-products. The multiplier of the Costas loop can be thought of as allowing the bit polarity of the in-phase loop to correct the phase error orientation of the tracking loop, thereby removing the modulation.
Design Considerations
The design has planned to simulate with the following parameters: Sampling frequency: 100-250MHz 
DIGITAL IMPLEMENTATION OF COSTAS BLOCKS

Phase Detector
It compares the phase difference between synthesized output frequency and reference input. Commonly used XOR gate or fixed point Multipliers can be selected. The function of the phase detector is to generate an error signal, which is used to return the oscillator frequency whenever its output deviates from a reference input signal.
Digital Low Pass FIR Filter
Mixed signal has to be filtered to isolate the portion of the spectrum containing the signal of interest. The filter typically has to be a narrow-band filter with a fairly high rejection of unwanted spectrum. This is to done at a much lower sample rate using a less computationally intensive filter. Hardware Test Plan: Simulate filter impulse response in VHDL simulation tool Synthesize filter using VHDL synthesis tool. Place-and-route using Xilinx place-and-route toolscircuit clock speed is output by this tool -circuit area is determined by the number of slices/CLBs used. 
Loop Filter
Numerically Controlled Oscillator (NCO)
This component generates a sampled digital sinusoid, which when mixed with the incoming signal, shifts the signal's spectrum. If we multiply (mix) a signal with a sine wave, we get a frequency translation or "shift" of the spectral image. The amount of translation is equal to the frequency of the "carrier" sine wave.
The NCO generally consists of a digital waveform generator that increments a phase counter by a per-sample increment. This phase is then looked up in a waveform table to create a sine waveform .The output frequency of NCO is controlled by the loop filter output. If no frequency correction is needed, output frequency is equal to the Costas Loop central frequency. The NCO center frequency is programmable.
Fig 5: Numerically Controlled Oscillator
The digitally implemented NCO gives Simultaneous quadrature outputs. Parameterized phase accumulator width and output data width. The optimized design from Xilinx Core generators (DDS Synthesizer) has adopted for this purpose. It is Ideal for the Modulators/demodulators functions.
QPSK Costas Loop Implementation
A system-level design was developed that modeled a simple transmitter and channel that simulated a QPSK modulated Signal for a data rate of 42.4456 MB. 
CONCLUSIONS
The primary objective of the design is to develop a fully programmable high data rate digital demodulator using VLSI techniques and devices. The high data rate digital demodulator has the capability to demodulate any BPSK/ QPSK signal with a data rate ranging from 8 MBPS to higher MBPS. The design concepts and implementation aspects of a Costas Loop Carrier recovery have been given more emphasis, which have been elaborately discussed in this paper. 
